ampere_research/analysis/xeon_mini-em.json
2024-12-02 11:34:38 -05:00

1220 lines
36 KiB
JSON

[
{
"cpu": "xeon",
"solver": "CG",
"linear algebra": "Tpetra",
"input file": "maxwell8",
"maxwell size": 8,
"matrix columns": 1944,
"task clock (msec)": 27.15,
"page faults": 2747,
"cycles": 45356846,
"instructions": 77730625,
"branches": 16888960,
"branch mispredictions": 290099,
"ITLB accesses": 7996,
"ITLB misses": 14530,
"DTLB accesses": 17640131,
"DTLB misses": 14505,
"L1D cache accesses": 17593501,
"L1D cache misses": 574293,
"LL cache accesses": 62141,
"LL cache misses": 10948,
"branch miss rate": 0.017176842150138316,
"ITLB miss rate": 1.8171585792896447,
"DTLB miss rate": 0.0008222728051169234,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03264233764502017,
"L2D cache miss rate": null,
"LL cache miss rate": 0.17617997779243977
},
{
"cpu": "xeon",
"solver": "MueLu",
"linear algebra": "Tpetra",
"input file": "maxwell14",
"maxwell size": 14,
"matrix columns": 9450,
"task clock (msec)": 31.09,
"page faults": 3226,
"cycles": 50299542,
"instructions": 77878301,
"branches": 16919929,
"branch mispredictions": 292094,
"ITLB accesses": 7694,
"ITLB misses": 13886,
"DTLB accesses": 17764513,
"DTLB misses": 12428,
"L1D cache accesses": 17864775,
"L1D cache misses": 574110,
"LL cache accesses": 65570,
"LL cache misses": 25239,
"branch miss rate": 0.01726331121129409,
"ITLB miss rate": 1.8047829477514947,
"DTLB miss rate": 0.0006995969999290158,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03213642489200116,
"L2D cache miss rate": null,
"LL cache miss rate": 0.38491688272075647
},
{
"cpu": "xeon",
"solver": "MueLu",
"linear algebra": "Tpetra",
"input file": "maxwell10",
"maxwell size": 10,
"matrix columns": 3630,
"task clock (msec)": 30.97,
"page faults": 3251,
"cycles": 49455687,
"instructions": 78584469,
"branches": 17039294,
"branch mispredictions": 294966,
"ITLB accesses": 8375,
"ITLB misses": 14366,
"DTLB accesses": 17909445,
"DTLB misses": 14174,
"L1D cache accesses": 17933423,
"L1D cache misses": 585835,
"LL cache accesses": 73948,
"LL cache misses": 24797,
"branch miss rate": 0.017310928492694593,
"ITLB miss rate": 1.7153432835820897,
"DTLB miss rate": 0.0007914259766285332,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.0326672158460769,
"L2D cache miss rate": null,
"LL cache miss rate": 0.33533023205495754
},
{
"cpu": "xeon",
"solver": "GMRES",
"linear algebra": "Tpetra",
"input file": "maxwell6",
"maxwell size": 6,
"matrix columns": 882,
"task clock (msec)": 27.37,
"page faults": 2759,
"cycles": 45348714,
"instructions": 78309411,
"branches": 17004157,
"branch mispredictions": 290236,
"ITLB accesses": 7105,
"ITLB misses": 14499,
"DTLB accesses": 17662985,
"DTLB misses": 12679,
"L1D cache accesses": 17593928,
"L1D cache misses": 590492,
"LL cache accesses": 65802,
"LL cache misses": 11589,
"branch miss rate": 0.017068532124232916,
"ITLB miss rate": 2.0406755805770582,
"DTLB miss rate": 0.0007178288381040917,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03356226079815718,
"L2D cache miss rate": null,
"LL cache miss rate": 0.17611926689158383
},
{
"cpu": "xeon",
"solver": "GMRES",
"linear algebra": "Tpetra",
"input file": "maxwell22",
"maxwell size": 22,
"matrix columns": 34914,
"task clock (msec)": 28.93,
"page faults": 3248,
"cycles": 46661625,
"instructions": 77970945,
"branches": 16957089,
"branch mispredictions": 293037,
"ITLB accesses": 6602,
"ITLB misses": 13812,
"DTLB accesses": 17754589,
"DTLB misses": 12826,
"L1D cache accesses": 17698577,
"L1D cache misses": 582689,
"LL cache accesses": 67707,
"LL cache misses": 11248,
"branch miss rate": 0.017281091111805806,
"ITLB miss rate": 2.092093305059073,
"DTLB miss rate": 0.0007224047822227819,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03292292934059049,
"L2D cache miss rate": null,
"LL cache miss rate": 0.16612757912771206
},
{
"cpu": "xeon",
"solver": "MueLu",
"linear algebra": "Tpetra",
"input file": "maxwell16",
"maxwell size": 16,
"matrix columns": 13872,
"task clock (msec)": 28.84,
"page faults": 3251,
"cycles": 46945863,
"instructions": 78778600,
"branches": 17089248,
"branch mispredictions": 295353,
"ITLB accesses": 9379,
"ITLB misses": 15619,
"DTLB accesses": 18062818,
"DTLB misses": 14970,
"L1D cache accesses": 17623645,
"L1D cache misses": 587213,
"LL cache accesses": 66288,
"LL cache misses": 21398,
"branch miss rate": 0.017282972311010992,
"ITLB miss rate": 1.6653161317837724,
"DTLB miss rate": 0.0008287743363189509,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03331961123819732,
"L2D cache miss rate": null,
"LL cache miss rate": 0.3228035240164132
},
{
"cpu": "xeon",
"solver": "GMRES",
"linear algebra": "Tpetra",
"input file": "maxwell26",
"maxwell size": 26,
"matrix columns": 56862,
"task clock (msec)": 27.55,
"page faults": 2755,
"cycles": 45422244,
"instructions": 77660890,
"branches": 16872266,
"branch mispredictions": 287997,
"ITLB accesses": 6799,
"ITLB misses": 13737,
"DTLB accesses": 17603123,
"DTLB misses": 12447,
"L1D cache accesses": 17786984,
"L1D cache misses": 589987,
"LL cache accesses": 65223,
"LL cache misses": 11297,
"branch miss rate": 0.01706925436097321,
"ITLB miss rate": 2.0204441829680837,
"DTLB miss rate": 0.0007070904407132757,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03316959187684657,
"L2D cache miss rate": null,
"LL cache miss rate": 0.17320577097036322
},
{
"cpu": "xeon",
"solver": "CG",
"linear algebra": "Tpetra",
"input file": "maxwell6",
"maxwell size": 6,
"matrix columns": 882,
"task clock (msec)": 32.77,
"page faults": 3269,
"cycles": 51202082,
"instructions": 79122810,
"branches": 17153815,
"branch mispredictions": 292733,
"ITLB accesses": 8504,
"ITLB misses": 15168,
"DTLB accesses": 17800785,
"DTLB misses": 14899,
"L1D cache accesses": 17590854,
"L1D cache misses": 583954,
"LL cache accesses": 73737,
"LL cache misses": 22820,
"branch miss rate": 0.01706518345918969,
"ITLB miss rate": 1.7836312323612418,
"DTLB miss rate": 0.0008369855599064872,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.033196455385281466,
"L2D cache miss rate": null,
"LL cache miss rate": 0.3094782809173142
},
{
"cpu": "xeon",
"solver": "GMRES",
"linear algebra": "Tpetra",
"input file": "maxwell12",
"maxwell size": 12,
"matrix columns": 6084,
"task clock (msec)": 29.14,
"page faults": 2775,
"cycles": 47219016,
"instructions": 79448945,
"branches": 17214993,
"branch mispredictions": 302959,
"ITLB accesses": 7393,
"ITLB misses": 14201,
"DTLB accesses": 17643944,
"DTLB misses": 13924,
"L1D cache accesses": 17778098,
"L1D cache misses": 587272,
"LL cache accesses": 71448,
"LL cache misses": 11360,
"branch miss rate": 0.01759855493406242,
"ITLB miss rate": 1.9208710942783713,
"DTLB miss rate": 0.0007891659597196635,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03303345498489208,
"L2D cache miss rate": null,
"LL cache miss rate": 0.15899675288321577
},
{
"cpu": "xeon",
"solver": "MueLu",
"linear algebra": "Tpetra",
"input file": "maxwell6",
"maxwell size": 6,
"matrix columns": 882,
"task clock (msec)": 29.05,
"page faults": 3258,
"cycles": 46083810,
"instructions": 79091262,
"branches": 17142768,
"branch mispredictions": 298230,
"ITLB accesses": 8268,
"ITLB misses": 13948,
"DTLB accesses": 17892377,
"DTLB misses": 14417,
"L1D cache accesses": 17736175,
"L1D cache misses": 584957,
"LL cache accesses": 71471,
"LL cache misses": 11675,
"branch miss rate": 0.01739684046357041,
"ITLB miss rate": 1.686985970004838,
"DTLB miss rate": 0.0008057621410503478,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03298101197129595,
"L2D cache miss rate": null,
"LL cache miss rate": 0.16335296833680793
},
{
"cpu": "xeon",
"solver": "CG",
"linear algebra": "Tpetra",
"input file": "maxwell22",
"maxwell size": 22,
"matrix columns": 34914,
"task clock (msec)": 28.19,
"page faults": 3227,
"cycles": 46217337,
"instructions": 78002688,
"branches": 16938038,
"branch mispredictions": 295063,
"ITLB accesses": 7558,
"ITLB misses": 14020,
"DTLB accesses": 18065848,
"DTLB misses": 13921,
"L1D cache accesses": 17638435,
"L1D cache misses": 581076,
"LL cache accesses": 70695,
"LL cache misses": 11275,
"branch miss rate": 0.01742014039642608,
"ITLB miss rate": 1.8549880920878539,
"DTLB miss rate": 0.0007705699726910135,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.032943739056214456,
"L2D cache miss rate": null,
"LL cache miss rate": 0.15948794115566872
},
{
"cpu": "xeon",
"solver": "MueLu",
"linear algebra": "Tpetra",
"input file": "maxwell18",
"maxwell size": 18,
"matrix columns": 19494,
"task clock (msec)": 29.43,
"page faults": 3250,
"cycles": 47251998,
"instructions": 79570608,
"branches": 17217585,
"branch mispredictions": 297938,
"ITLB accesses": 7313,
"ITLB misses": 13770,
"DTLB accesses": 17661992,
"DTLB misses": 14273,
"L1D cache accesses": 17655610,
"L1D cache misses": 575913,
"LL cache accesses": 66224,
"LL cache misses": 11211,
"branch miss rate": 0.017304285124772143,
"ITLB miss rate": 1.882948174483796,
"DTLB miss rate": 0.000808119491844408,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03261926379207515,
"L2D cache miss rate": null,
"LL cache miss rate": 0.16928907948779898
},
{
"cpu": "xeon",
"solver": "GMRES",
"linear algebra": "Tpetra",
"input file": "maxwell10",
"maxwell size": 10,
"matrix columns": 3630,
"task clock (msec)": 26.61,
"page faults": 2740,
"cycles": 44146579,
"instructions": 77589125,
"branches": 16882608,
"branch mispredictions": 287427,
"ITLB accesses": 8158,
"ITLB misses": 13803,
"DTLB accesses": 17689973,
"DTLB misses": 13768,
"L1D cache accesses": 18106537,
"L1D cache misses": 582639,
"LL cache accesses": 68276,
"LL cache misses": 10203,
"branch miss rate": 0.01702503546845369,
"ITLB miss rate": 1.6919588134346653,
"DTLB miss rate": 0.0007782940087019918,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03217837844972785,
"L2D cache miss rate": null,
"LL cache miss rate": 0.14943757689378406
},
{
"cpu": "xeon",
"solver": "CG",
"linear algebra": "Tpetra",
"input file": "maxwell26",
"maxwell size": 26,
"matrix columns": 56862,
"task clock (msec)": 28.52,
"page faults": 3233,
"cycles": 46252915,
"instructions": 77530146,
"branches": 16850069,
"branch mispredictions": 291772,
"ITLB accesses": 8471,
"ITLB misses": 14690,
"DTLB accesses": 17714701,
"DTLB misses": 14252,
"L1D cache accesses": 17666047,
"L1D cache misses": 580912,
"LL cache accesses": 64066,
"LL cache misses": 12171,
"branch miss rate": 0.017315774790002344,
"ITLB miss rate": 1.7341518120646913,
"DTLB miss rate": 0.000804529526069901,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03288296470625262,
"L2D cache miss rate": null,
"LL cache miss rate": 0.18997596228888958
},
{
"cpu": "xeon",
"solver": "CG",
"linear algebra": "Tpetra",
"input file": "maxwell24",
"maxwell size": 24,
"matrix columns": 45000,
"task clock (msec)": 34.35,
"page faults": 3283,
"cycles": 54352938,
"instructions": 79973336,
"branches": 17312182,
"branch mispredictions": 300210,
"ITLB accesses": 8875,
"ITLB misses": 14581,
"DTLB accesses": 17769566,
"DTLB misses": 14200,
"L1D cache accesses": 17717809,
"L1D cache misses": 580080,
"LL cache accesses": 70529,
"LL cache misses": 30347,
"branch miss rate": 0.017340968342407677,
"ITLB miss rate": 1.6429295774647887,
"DTLB miss rate": 0.0007991191231119545,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.032739939797296606,
"L2D cache miss rate": null,
"LL cache miss rate": 0.43027690737143587
},
{
"cpu": "xeon",
"solver": "GMRES",
"linear algebra": "Tpetra",
"input file": "maxwell30",
"maxwell size": 30,
"matrix columns": 86490,
"task clock (msec)": 32.32,
"page faults": 3252,
"cycles": 51882346,
"instructions": 78686206,
"branches": 17074216,
"branch mispredictions": 299620,
"ITLB accesses": 7747,
"ITLB misses": 14130,
"DTLB accesses": 17740758,
"DTLB misses": 13623,
"L1D cache accesses": 17726291,
"L1D cache misses": 582972,
"LL cache accesses": 73138,
"LL cache misses": 27275,
"branch miss rate": 0.01754809708393053,
"ITLB miss rate": 1.8239318445850006,
"DTLB miss rate": 0.0007678927811314489,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03288742128852561,
"L2D cache miss rate": null,
"LL cache miss rate": 0.3729251551860866
},
{
"cpu": "xeon",
"solver": "CG",
"linear algebra": "Tpetra",
"input file": "maxwell12",
"maxwell size": 12,
"matrix columns": 6084,
"task clock (msec)": 31.26,
"page faults": 3259,
"cycles": 50199983,
"instructions": 79261227,
"branches": 17172254,
"branch mispredictions": 298417,
"ITLB accesses": 9179,
"ITLB misses": 15360,
"DTLB accesses": 17844537,
"DTLB misses": 15261,
"L1D cache accesses": 17823138,
"L1D cache misses": 578648,
"LL cache accesses": 70731,
"LL cache misses": 24360,
"branch miss rate": 0.017377858491960343,
"ITLB miss rate": 1.6733849003159385,
"DTLB miss rate": 0.0008552197235490055,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03246611230861816,
"L2D cache miss rate": null,
"LL cache miss rate": 0.34440344403444034
},
{
"cpu": "xeon",
"solver": "CG",
"linear algebra": "Tpetra",
"input file": "maxwell28",
"maxwell size": 28,
"matrix columns": 70644,
"task clock (msec)": 28.69,
"page faults": 2779,
"cycles": 46774201,
"instructions": 79233239,
"branches": 17203509,
"branch mispredictions": 294550,
"ITLB accesses": 6215,
"ITLB misses": 14776,
"DTLB accesses": 17504586,
"DTLB misses": 12564,
"L1D cache accesses": 17818063,
"L1D cache misses": 586492,
"LL cache accesses": 70731,
"LL cache misses": 11390,
"branch miss rate": 0.01712150701348196,
"ITLB miss rate": 2.377473853580048,
"DTLB miss rate": 0.0007177547643800316,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03291558684016327,
"L2D cache miss rate": null,
"LL cache miss rate": 0.1610326448092067
},
{
"cpu": "xeon",
"solver": "MueLu",
"linear algebra": "Tpetra",
"input file": "maxwell30",
"maxwell size": 30,
"matrix columns": 86490,
"task clock (msec)": 30.03,
"page faults": 2733,
"cycles": 49573320,
"instructions": 77908496,
"branches": 16944615,
"branch mispredictions": 291550,
"ITLB accesses": 8381,
"ITLB misses": 14712,
"DTLB accesses": 18063155,
"DTLB misses": 14597,
"L1D cache accesses": 17745590,
"L1D cache misses": 586554,
"LL cache accesses": 73017,
"LL cache misses": 23235,
"branch miss rate": 0.01720605631936754,
"ITLB miss rate": 1.7553991170504712,
"DTLB miss rate": 0.0008081091038636384,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03305350794197319,
"L2D cache miss rate": null,
"LL cache miss rate": 0.31821356670364437
},
{
"cpu": "xeon",
"solver": "MueLu",
"linear algebra": "Tpetra",
"input file": "maxwell24",
"maxwell size": 24,
"matrix columns": 45000,
"task clock (msec)": 31.91,
"page faults": 3239,
"cycles": 52496644,
"instructions": 78693898,
"branches": 17079988,
"branch mispredictions": 300099,
"ITLB accesses": 7149,
"ITLB misses": 13328,
"DTLB accesses": 17483064,
"DTLB misses": 11695,
"L1D cache accesses": 18000078,
"L1D cache misses": 578543,
"LL cache accesses": 69713,
"LL cache misses": 23474,
"branch miss rate": 0.017570211407642675,
"ITLB miss rate": 1.8643166876486221,
"DTLB miss rate": 0.0006689330886165034,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.032141138499510946,
"L2D cache miss rate": null,
"LL cache miss rate": 0.3367234231778865
},
{
"cpu": "xeon",
"solver": "MueLu",
"linear algebra": "Tpetra",
"input file": "maxwell4",
"maxwell size": 4,
"matrix columns": 300,
"task clock (msec)": 28.84,
"page faults": 3238,
"cycles": 46524233,
"instructions": 78604006,
"branches": 17054156,
"branch mispredictions": 298876,
"ITLB accesses": 6035,
"ITLB misses": 13621,
"DTLB accesses": 17783780,
"DTLB misses": 12598,
"L1D cache accesses": 17494763,
"L1D cache misses": 576538,
"LL cache accesses": 67358,
"LL cache misses": 11047,
"branch miss rate": 0.01752511235384501,
"ITLB miss rate": 2.257000828500414,
"DTLB miss rate": 0.0007083983270148416,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.032954890557820075,
"L2D cache miss rate": null,
"LL cache miss rate": 0.16400427566139136
},
{
"cpu": "xeon",
"solver": "CG",
"linear algebra": "Tpetra",
"input file": "maxwell14",
"maxwell size": 14,
"matrix columns": 9450,
"task clock (msec)": 27.25,
"page faults": 2736,
"cycles": 45435644,
"instructions": 78271647,
"branches": 16994482,
"branch mispredictions": 291926,
"ITLB accesses": 7616,
"ITLB misses": 14515,
"DTLB accesses": 17745451,
"DTLB misses": 14184,
"L1D cache accesses": 17720302,
"L1D cache misses": 572377,
"LL cache accesses": 63704,
"LL cache misses": 11538,
"branch miss rate": 0.017177693324221355,
"ITLB miss rate": 1.9058560924369747,
"DTLB miss rate": 0.0007993034383854205,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03230063460543731,
"L2D cache miss rate": null,
"LL cache miss rate": 0.1811189250282557
},
{
"cpu": "xeon",
"solver": "CG",
"linear algebra": "Tpetra",
"input file": "maxwell20",
"maxwell size": 20,
"matrix columns": 26460,
"task clock (msec)": 29.36,
"page faults": 3257,
"cycles": 47397126,
"instructions": 79359110,
"branches": 17182349,
"branch mispredictions": 299371,
"ITLB accesses": 7154,
"ITLB misses": 14997,
"DTLB accesses": 17594878,
"DTLB misses": 14791,
"L1D cache accesses": 17816160,
"L1D cache misses": 574506,
"LL cache accesses": 67016,
"LL cache misses": 11106,
"branch miss rate": 0.01742317072013844,
"ITLB miss rate": 2.096309756779424,
"DTLB miss rate": 0.0008406423733088687,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.0322463426462268,
"L2D cache miss rate": null,
"LL cache miss rate": 0.1657216187179181
},
{
"cpu": "xeon",
"solver": "MueLu",
"linear algebra": "Tpetra",
"input file": "maxwell12",
"maxwell size": 12,
"matrix columns": 6084,
"task clock (msec)": 27.95,
"page faults": 2757,
"cycles": 46254053,
"instructions": 78828949,
"branches": 17081818,
"branch mispredictions": 295191,
"ITLB accesses": 7066,
"ITLB misses": 14373,
"DTLB accesses": 17813443,
"DTLB misses": 14801,
"L1D cache accesses": 17558896,
"L1D cache misses": 577762,
"LL cache accesses": 58576,
"LL cache misses": 11107,
"branch miss rate": 0.017281006038116085,
"ITLB miss rate": 2.0341069912255874,
"DTLB miss rate": 0.0008308893457598287,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03290423270346837,
"L2D cache miss rate": null,
"LL cache miss rate": 0.1896169079486479
},
{
"cpu": "xeon",
"solver": "GMRES",
"linear algebra": "Tpetra",
"input file": "maxwell28",
"maxwell size": 28,
"matrix columns": 70644,
"task clock (msec)": 34.59,
"page faults": 3275,
"cycles": 54313195,
"instructions": 79842410,
"branches": 17275386,
"branch mispredictions": 297876,
"ITLB accesses": 11494,
"ITLB misses": 13129,
"DTLB accesses": 17538031,
"DTLB misses": 11745,
"L1D cache accesses": 17678682,
"L1D cache misses": 581897,
"LL cache accesses": 73167,
"LL cache misses": 31335,
"branch miss rate": 0.01724279851113023,
"ITLB miss rate": 1.142248129458848,
"DTLB miss rate": 0.0006696874922846242,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.032915179989096474,
"L2D cache miss rate": null,
"LL cache miss rate": 0.42826684160892203
},
{
"cpu": "xeon",
"solver": "CG",
"linear algebra": "Tpetra",
"input file": "maxwell4",
"maxwell size": 4,
"matrix columns": 300,
"task clock (msec)": 31.1,
"page faults": 3260,
"cycles": 49512609,
"instructions": 79157466,
"branches": 17163022,
"branch mispredictions": 296724,
"ITLB accesses": 7966,
"ITLB misses": 13125,
"DTLB accesses": 17723474,
"DTLB misses": 13123,
"L1D cache accesses": 17642308,
"L1D cache misses": 578691,
"LL cache accesses": 70574,
"LL cache misses": 30238,
"branch miss rate": 0.017288563750602896,
"ITLB miss rate": 1.647627416520211,
"DTLB miss rate": 0.0007404304596265946,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.032801320552843766,
"L2D cache miss rate": null,
"LL cache miss rate": 0.42845807237792954
},
{
"cpu": "xeon",
"solver": "GMRES",
"linear algebra": "Tpetra",
"input file": "maxwell14",
"maxwell size": 14,
"matrix columns": 9450,
"task clock (msec)": 34.04,
"page faults": 3255,
"cycles": 54898600,
"instructions": 81271980,
"branches": 17559162,
"branch mispredictions": 300852,
"ITLB accesses": 7217,
"ITLB misses": 13929,
"DTLB accesses": 17787712,
"DTLB misses": 12504,
"L1D cache accesses": 17720101,
"L1D cache misses": 590640,
"LL cache accesses": 79901,
"LL cache misses": 28153,
"branch miss rate": 0.017133619474551234,
"ITLB miss rate": 1.9300263267285576,
"DTLB miss rate": 0.0007029571875236118,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.033331638459622774,
"L2D cache miss rate": null,
"LL cache miss rate": 0.352348531307493
},
{
"cpu": "xeon",
"solver": "MueLu",
"linear algebra": "Tpetra",
"input file": "maxwell26",
"maxwell size": 26,
"matrix columns": 56862,
"task clock (msec)": 29.28,
"page faults": 3259,
"cycles": 46946807,
"instructions": 78697814,
"branches": 17067789,
"branch mispredictions": 295729,
"ITLB accesses": 7619,
"ITLB misses": 14205,
"DTLB accesses": 17816823,
"DTLB misses": 13612,
"L1D cache accesses": 17701764,
"L1D cache misses": 580555,
"LL cache accesses": 65809,
"LL cache misses": 11396,
"branch miss rate": 0.017326731658095843,
"ITLB miss rate": 1.8644179026118912,
"DTLB miss rate": 0.0007639970380802459,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03279644898666596,
"L2D cache miss rate": null,
"LL cache miss rate": 0.1731678037958334
},
{
"cpu": "xeon",
"solver": "GMRES",
"linear algebra": "Tpetra",
"input file": "maxwell24",
"maxwell size": 24,
"matrix columns": 45000,
"task clock (msec)": 26.65,
"page faults": 2750,
"cycles": 45052601,
"instructions": 78090758,
"branches": 16972059,
"branch mispredictions": 289279,
"ITLB accesses": 8033,
"ITLB misses": 14485,
"DTLB accesses": 18107303,
"DTLB misses": 14607,
"L1D cache accesses": 17698985,
"L1D cache misses": 571365,
"LL cache accesses": 63864,
"LL cache misses": 11859,
"branch miss rate": 0.01704442578239918,
"ITLB miss rate": 1.8031868542263165,
"DTLB miss rate": 0.0008066910903296863,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03228235969463786,
"L2D cache miss rate": null,
"LL cache miss rate": 0.18569146937241637
},
{
"cpu": "xeon",
"solver": "GMRES",
"linear algebra": "Tpetra",
"input file": "maxwell8",
"maxwell size": 8,
"matrix columns": 1944,
"task clock (msec)": 27.37,
"page faults": 2743,
"cycles": 45221267,
"instructions": 77850447,
"branches": 16924518,
"branch mispredictions": 289895,
"ITLB accesses": 7777,
"ITLB misses": 13661,
"DTLB accesses": 17612621,
"DTLB misses": 13387,
"L1D cache accesses": 17644914,
"L1D cache misses": 585931,
"LL cache accesses": 63994,
"LL cache misses": 11514,
"branch miss rate": 0.01712870050420343,
"ITLB miss rate": 1.7565899447087565,
"DTLB miss rate": 0.0007600799449440262,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03320679262024173,
"L2D cache miss rate": null,
"LL cache miss rate": 0.17992311779229303
},
{
"cpu": "xeon",
"solver": "GMRES",
"linear algebra": "Tpetra",
"input file": "maxwell16",
"maxwell size": 16,
"matrix columns": 13872,
"task clock (msec)": 32.1,
"page faults": 3258,
"cycles": 52669502,
"instructions": 78956410,
"branches": 17149756,
"branch mispredictions": 297161,
"ITLB accesses": 8246,
"ITLB misses": 13925,
"DTLB accesses": 17627282,
"DTLB misses": 13397,
"L1D cache accesses": 17704168,
"L1D cache misses": 585596,
"LL cache accesses": 63570,
"LL cache misses": 21995,
"branch miss rate": 0.017327418535867216,
"ITLB miss rate": 1.6886975503274315,
"DTLB miss rate": 0.0007600150720910915,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.0330767308579539,
"L2D cache miss rate": null,
"LL cache miss rate": 0.345996539248073
},
{
"cpu": "xeon",
"solver": "CG",
"linear algebra": "Tpetra",
"input file": "maxwell18",
"maxwell size": 18,
"matrix columns": 19494,
"task clock (msec)": 30.27,
"page faults": 2770,
"cycles": 50550862,
"instructions": 79719924,
"branches": 17279759,
"branch mispredictions": 296867,
"ITLB accesses": 7116,
"ITLB misses": 13736,
"DTLB accesses": 17549541,
"DTLB misses": 12086,
"L1D cache accesses": 18242451,
"L1D cache misses": 585771,
"LL cache accesses": 74593,
"LL cache misses": 27394,
"branch miss rate": 0.017180042846662386,
"ITLB miss rate": 1.9302979201798762,
"DTLB miss rate": 0.0006886789802650679,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03211032333319684,
"L2D cache miss rate": null,
"LL cache miss rate": 0.3672462563511321
},
{
"cpu": "xeon",
"solver": "MueLu",
"linear algebra": "Tpetra",
"input file": "maxwell22",
"maxwell size": 22,
"matrix columns": 34914,
"task clock (msec)": 29.22,
"page faults": 3273,
"cycles": 46785271,
"instructions": 79142630,
"branches": 17154865,
"branch mispredictions": 298022,
"ITLB accesses": 7805,
"ITLB misses": 14231,
"DTLB accesses": 17923713,
"DTLB misses": 14087,
"L1D cache accesses": 17649159,
"L1D cache misses": 578416,
"LL cache accesses": 59413,
"LL cache misses": 10987,
"branch miss rate": 0.01737244799070118,
"ITLB miss rate": 1.8233183856502242,
"DTLB miss rate": 0.0007859420645711076,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.032773006351180814,
"L2D cache miss rate": null,
"LL cache miss rate": 0.18492585797721037
},
{
"cpu": "xeon",
"solver": "MueLu",
"linear algebra": "Tpetra",
"input file": "maxwell28",
"maxwell size": 28,
"matrix columns": 70644,
"task clock (msec)": 28.17,
"page faults": 3226,
"cycles": 46421141,
"instructions": 79459038,
"branches": 17205687,
"branch mispredictions": 297234,
"ITLB accesses": 6222,
"ITLB misses": 14597,
"DTLB accesses": 17730244,
"DTLB misses": 12585,
"L1D cache accesses": 17733537,
"L1D cache misses": 585471,
"LL cache accesses": 71081,
"LL cache misses": 12017,
"branch miss rate": 0.0172753346030298,
"ITLB miss rate": 2.3460302153648342,
"DTLB miss rate": 0.0007098041064747897,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03301490277996995,
"L2D cache miss rate": null,
"LL cache miss rate": 0.16906064911861116
},
{
"cpu": "xeon",
"solver": "GMRES",
"linear algebra": "Tpetra",
"input file": "maxwell18",
"maxwell size": 18,
"matrix columns": 19494,
"task clock (msec)": 27.88,
"page faults": 2760,
"cycles": 46921016,
"instructions": 78144329,
"branches": 16979990,
"branch mispredictions": 290347,
"ITLB accesses": 8645,
"ITLB misses": 14952,
"DTLB accesses": 18158039,
"DTLB misses": 13996,
"L1D cache accesses": 17789454,
"L1D cache misses": 588225,
"LL cache accesses": 72251,
"LL cache misses": 22822,
"branch miss rate": 0.017099362249329945,
"ITLB miss rate": 1.7295546558704453,
"DTLB miss rate": 0.0007707880790431169,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.033065938954618845,
"L2D cache miss rate": null,
"LL cache miss rate": 0.31587106060815767
},
{
"cpu": "xeon",
"solver": "MueLu",
"linear algebra": "Tpetra",
"input file": "maxwell8",
"maxwell size": 8,
"matrix columns": 1944,
"task clock (msec)": 27.22,
"page faults": 2725,
"cycles": 44632551,
"instructions": 77896058,
"branches": 16923307,
"branch mispredictions": 294777,
"ITLB accesses": 7728,
"ITLB misses": 15145,
"DTLB accesses": 17770114,
"DTLB misses": 14254,
"L1D cache accesses": 17635810,
"L1D cache misses": 580270,
"LL cache accesses": 67584,
"LL cache misses": 10728,
"branch miss rate": 0.017418404097969742,
"ITLB miss rate": 1.9597567287784678,
"DTLB miss rate": 0.0008021332896344953,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03290294009744945,
"L2D cache miss rate": null,
"LL cache miss rate": 0.15873579545454544
},
{
"cpu": "xeon",
"solver": "GMRES",
"linear algebra": "Tpetra",
"input file": "maxwell4",
"maxwell size": 4,
"matrix columns": 300,
"task clock (msec)": 28.86,
"page faults": 3264,
"cycles": 46795526,
"instructions": 78858968,
"branches": 17090137,
"branch mispredictions": 298327,
"ITLB accesses": 7578,
"ITLB misses": 14795,
"DTLB accesses": 17888783,
"DTLB misses": 14186,
"L1D cache accesses": 17505349,
"L1D cache misses": 581950,
"LL cache accesses": 64296,
"LL cache misses": 10879,
"branch miss rate": 0.017456091779720666,
"ITLB miss rate": 1.9523621008181578,
"DTLB miss rate": 0.000793010905213619,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.033244124410201706,
"L2D cache miss rate": null,
"LL cache miss rate": 0.16920181659823316
},
{
"cpu": "xeon",
"solver": "CG",
"linear algebra": "Tpetra",
"input file": "maxwell30",
"maxwell size": 30,
"matrix columns": 86490,
"task clock (msec)": 28.01,
"page faults": 3229,
"cycles": 46636132,
"instructions": 79019996,
"branches": 17133654,
"branch mispredictions": 297073,
"ITLB accesses": 7653,
"ITLB misses": 14613,
"DTLB accesses": 17723280,
"DTLB misses": 13985,
"L1D cache accesses": 17644898,
"L1D cache misses": 579478,
"LL cache accesses": 68634,
"LL cache misses": 11498,
"branch miss rate": 0.017338566542781826,
"ITLB miss rate": 1.9094472755782046,
"DTLB miss rate": 0.0007890751599026817,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03284110795086489,
"L2D cache miss rate": null,
"LL cache miss rate": 0.16752629891890317
},
{
"cpu": "xeon",
"solver": "CG",
"linear algebra": "Tpetra",
"input file": "maxwell16",
"maxwell size": 16,
"matrix columns": 13872,
"task clock (msec)": 29.75,
"page faults": 3246,
"cycles": 47621399,
"instructions": 78692838,
"branches": 17085498,
"branch mispredictions": 288198,
"ITLB accesses": 8421,
"ITLB misses": 14846,
"DTLB accesses": 17760798,
"DTLB misses": 14557,
"L1D cache accesses": 17689718,
"L1D cache misses": 591509,
"LL cache accesses": 70978,
"LL cache misses": 26071,
"branch miss rate": 0.016867989449297877,
"ITLB miss rate": 1.7629735185844913,
"DTLB miss rate": 0.0008196140736469161,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03343801184394234,
"L2D cache miss rate": null,
"LL cache miss rate": 0.36731099777395815
},
{
"cpu": "xeon",
"solver": "GMRES",
"linear algebra": "Tpetra",
"input file": "maxwell20",
"maxwell size": 20,
"matrix columns": 26460,
"task clock (msec)": 28.3,
"page faults": 3228,
"cycles": 46109998,
"instructions": 78109004,
"branches": 16948597,
"branch mispredictions": 294052,
"ITLB accesses": 7273,
"ITLB misses": 14863,
"DTLB accesses": 17646854,
"DTLB misses": 14459,
"L1D cache accesses": 17507990,
"L1D cache misses": 578301,
"LL cache accesses": 59964,
"LL cache misses": 11600,
"branch miss rate": 0.017349636669041102,
"ITLB miss rate": 2.0435858655300425,
"DTLB miss rate": 0.0008193528432886678,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.033030690558996205,
"L2D cache miss rate": null,
"LL cache miss rate": 0.1934494029751184
},
{
"cpu": "xeon",
"solver": "MueLu",
"linear algebra": "Tpetra",
"input file": "maxwell20",
"maxwell size": 20,
"matrix columns": 26460,
"task clock (msec)": 27.06,
"page faults": 3249,
"cycles": 45317452,
"instructions": 78195120,
"branches": 16987959,
"branch mispredictions": 292943,
"ITLB accesses": 6881,
"ITLB misses": 15043,
"DTLB accesses": 17690532,
"DTLB misses": 12893,
"L1D cache accesses": 17748819,
"L1D cache misses": 581005,
"LL cache accesses": 68511,
"LL cache misses": 10893,
"branch miss rate": 0.017244155110098865,
"ITLB miss rate": 2.1861648016276702,
"DTLB miss rate": 0.000728807929574984,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03273485407676984,
"L2D cache miss rate": null,
"LL cache miss rate": 0.15899636554713842
},
{
"cpu": "xeon",
"solver": "CG",
"linear algebra": "Tpetra",
"input file": "maxwell10",
"maxwell size": 10,
"matrix columns": 3630,
"task clock (msec)": 31.81,
"page faults": 3265,
"cycles": 50932477,
"instructions": 78802385,
"branches": 17089783,
"branch mispredictions": 291874,
"ITLB accesses": 11277,
"ITLB misses": 13728,
"DTLB accesses": 17681908,
"DTLB misses": 12396,
"L1D cache accesses": 18127571,
"L1D cache misses": 590459,
"LL cache accesses": 75543,
"LL cache misses": 25465,
"branch miss rate": 0.017078859339524674,
"ITLB miss rate": 1.217345038574089,
"DTLB miss rate": 0.0007010555648180049,
"L1I cache miss rate": null,
"L1D cache miss rate": 0.03257242793311912,
"L2D cache miss rate": null,
"LL cache miss rate": 0.3370927815945885
}
]